昱灿电子
专业 专注于电源器件

产品中心PRODUCT CENTER

联系方式contact us

深圳昱灿电子有限公司

电话:0755-27933516

联系人:石先生/谭小姐/李先生

地址:深圳市宝安区79区宝民二路好运来商务大厦B座

E-mail:sz.shi@163.com

网址:www.sun-ly.com

SY7215 大电流同步升压芯片 内置15A功率MOS 具有QFN4x4-18 封装
SY7215A QFN4x4-18 大电流同步升压芯片 内置15A功率MOS 具有QFN4x4-18 封装
SY7215 QFN4x4-18 大电流同步升压芯片 内置15A功率MOS 具有QFN4x4-18 封装

昱灿电子 www.sun-ly.com  
Application Note: SY7215  
High Efficiency, 15A Synchronous Step Up Regulator  
with Accurate Output Current Limit  
General Description  
Features  
SY7215 develops a high efficiency synchronous Boost  
regulator with programmable output current limit. The  
device adopts adaptive constant off time and current  
mode control. The integrated low RDS(ON) switches  
minimize the conduction loss。  
Input range: 3-16V  
Programmable pseudo-constant frequency  
Low RDS(ON) internal switch  
Main FET: 16mΩ  
Rectified FET: 18mΩ  
Disconnection FET: 18mΩ  
True shutdown function  
SY7215 features cycle by cycle peak current limit, output  
short circuit protection and true shutdown. The device  
also provides enable control and power good indicator for  
system sequence control。 Low output voltage ripple and  
small external inductor and capacitor size are achieved  
with programmable pseudo-constant frequency.  
Programmable output current limit  
Internal softstart limits the inrush current  
Input voltage UVLO  
Over temperature protection  
Over voltage protection  
Output short circuit protection  
Minimum on time: 100ns typical  
Minimum off time: 120ns typical  
RoHS Compliant and Halogen Free  
Compact package:QFN4x4-18  
Ordering Information  
SY7215 (□□)□  
Temperature Code  
Package Code  
OptionalSpec Code  
Applications  
Power Bank  
Ordering Number  
SY7215RDC  
Package type  
QFN4x4-18  
Note  
----  
High Power AP  
Typical Applications  
Figure 1。 Schematic Diagram  
AN_SY7215 Rev. 0.1  
Silergy Corp. Confidential- Prepared for Customer Use Only  
1
昱灿电子 www.sun-ly.com  
Pinout (top view)  
(QFN4x4-18)  
Top mark: BDUxyz (Device code: BDU, x=year code, y=week code, z= lot number code)  
Pin Name  
QFN4x4-18  
Pin Description  
SVIN  
SGND  
PGND  
LX  
13  
14  
3,4,5  
6,7  
18  
IC power supply input pin. Decouple this pin to SGND pin with 1µF ceramic cap.  
Signal ground pin  
Power ground pin  
Inductor node. Connect an inductor from power input to LX pin.  
Feedback pin. Connect to the center of resistor voltage divider to program the output  
voltage: VOUT=1V×(R1/R2+1)  
FB  
EN  
ILIM  
11  
15  
Enable control。 Pull high to turn on the IC。 Do not float。  
Output current limit program pin。 Connect a resistor RLIM from this pin to SGND to  
program output current limitation threshold  
LIM(A)=30(V)/ RLIM(kΩ)  
。
I
OUT  
BD  
1,9  
2,8  
The boost converter output pin.  
Connect to the Drain of internal Disconnect FET。 Bypass at least 4.7uF ceramic cap to  
PGND。  
BS  
FS  
10  
16  
12  
17  
Boot-Strap pin. Supply Rectified FET’s gate driver. Decouple this pin to LX with  
0
.1uFceramic cap.  
Switching frequency setting pin。 Connect a resistor from this pin to ground to program  
6
0。645  
.
the switching frequency. FSW(kHz)=1.4×10 /RFS(Ω)  
PG  
Power good indicator. Open drain output, pull low when the output < 90% of regulation  
voltage, high impendence otherwise.  
Loop compensation pin. Connect a RC network across this pin and ground to stabilize the  
control loop。  
COMP  
AN_SY7215 Rev. 0.1  
Silergy Corp. Confidential- Prepared for Customer Use Only  
2
昱灿电子 www.sun-ly.com  
Absolute Maximum Ratings (Note 1)  
SVIN, LX, EN, ILIM, OUT, BD, BS, FS, PG, COMP------------------------------------------------------- -0.3V to 18V  
FB--------------------------------------------------------------------------------------------------------------------------------- 4V  
BS-LX --------------------------------------------------------------------------------------------------------------------------- 4V  
Power Dissipation, PD @ TA = 25°C QFN4x4-18------------------------------------------------------------------------TBD  
Package Thermal Resistance (Note 2)  
θ
JA ------------------------------------------------------------------------------------------------------------------ TBD  
JC ------------------------------------------------------------------------------------------------------------------TBD  
40°C to 125°C  
Lead Temperature (Soldering, 10 sec.) -------------------------------------------------------------------------------- 260°C  
θ
Junction Temperature Range ---------------------------------------------------------------------------------  
-
Storage Temperature Range ---------------------------------------------------------------------------------- -65°C to 150°C  
Recommended Operating Conditions (Note 3)  
SVIN ------------------------------------------------------------------------------------------------------------------- 3V to 16V  
Junction Temperature Range -------------------------------------------------------------------------------- - 40°C to 125°C  
Ambient Temperature Range ---------------------------------------------------------------------------------- -40°C to 85°C  
AN_SY7215 Rev. 0.1  
Silergy Corp。 Confidential- Prepared for Customer Use Only  
3
昱灿电子 www.sun-ly.com  
Block Diagram  
AN_SY7215 Rev. 0.1  
Silergy Corp。 Confidential- Prepared for Customer Use Only  
4
昱灿电子 www.sun-ly.com  
Electrical Characteristics  
(V  
=5V, V =12V, I =100mA, T = 25°C unless otherwise specified)  
IN  
OUT  
OUT  
A
Parameter  
Symbol  
V
IN  
IQ  
ISHDN  
Test Conditions  
Min  
3
Typ  
Max  
16  
200  
5
Unit  
V
Input Voltage Range  
Quiescent Current  
Shutdown Current  
FB Leakage Current  
Main N-FET RON  
Rectified N-FET RON  
Disconnect N-FET RON  
Main N-FET Current Limit  
Switching Frequency  
VOUT=13V  
EN=0  
ꢀA  
ꢀA  
nA  
mΩ  
mΩ  
mΩ  
A
kHz  
V
V
I
FB  
-50  
50  
RDS(ON)_M  
RDS(ON)_R  
16  
18  
18  
R
DS(ON)_D  
ILIM  
FSW  
15  
R =390kΩ  
FS  
300  
1
Feedback Reference Voltage  
IN UVLO Rising Threshold  
UVLO Hysteresis  
V
REF  
0。985  
1。015  
2。8  
VIN,UVLO  
VHYS,UVLO  
0。2  
V
EN Rising Threshold  
V
ENH  
1.5  
V
EN Falling Threshold  
Output Voltage OVP  
VENL  
VOUT,OVP  
0.4  
41  
V
V
V
VLIM  
FB,OVP  
1.15  
1
V
V
Output Current Limit  
Reference Voltage  
Minimum On Time  
Minimum Off Time  
Thermal Shutdown  
Temperature  
T
ON,MIN  
100  
120  
150  
ns  
ns  
°C  
TOFF,MIN  
TSD  
Thermal Shutdown  
Hysteresis  
THYS  
15  
°C  
Note 1: Stresses beyond the “Absolute Maximum Ratings” may cause permanent damage to the device. These are  
stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the  
operational sections of the specification is not implied. Exposure to absolute maximum rating conditions may affect  
device reliability。  
Note 2:  
θ
is measured in the natural convection at T = 25°C on a low effective single layer thermal conductivity  
JA A  
test board of JEDEC 51-3 thermal measurement standard。 Paddle of QFN4x4-18 package is the case position for  
θJC measurement。  
Note 3: The device is not guaranteed to function outside its operating conditions。  
AN_SY7215 Rev. 0.1  
Silergy Corp. Confidential- Prepared for Customer Use Only  
5
秒速时时彩 秒速时时彩 秒速时时彩 秒速时时彩 秒速时时彩 秒速时时彩 秒速时时彩 秒速时时彩 秒速时时彩 秒速时时彩